

**REGISTRY OF PATENTS
SINGAPORE**

This is to certify that the annexed is a true copy of following application as filed with the Registry.

Date of Filing : 4 DECEMBER 2002
Application Number : 200207431-8
Applicant(s) / Proprietor(s) of Patent : STMICROELECTRONICS ASIA PACIFIC PTE LTD and NATIONAL UNIVERSITY OF SINGAPORE
Title of Invention : A SOFTWARE INSTRUCTIONS UTILISING A HARDWIRED CIRCUIT

CERTIFIED COPY OF
PRIORITY DOCUMENT

SERENE CHAN (Ms)
Assistant Registrar
[Signature]
for REGISTRAR OF PATENTS
SINGAPORE

7 JULY 2006



G00001

PATENTS FORM 1

Patents Act
(Cap. 221)
Patents Rules
Rule 19

INTELLECTUAL PROPERTY OFFICE OF SINGAPORE
REQUEST FOR THE GRANT OF A PATENT UNDER
SECTION 25

101101



* denotes mandatory fields

1. YOUR REFERENCE*

1010510PAT/STMicro/NUS/MK/FL

2. TITLE OF INVENTION*

A SOFTWARE INSTRUCTIONS UTILISING A HARDWIRED CIRCUIT.

3. DETAILS OF APPLICANT(S)* (see note 3)

Number of applicant(s)

2

(A) Name

STMICROELECTRONICS ASIA PACIFIC PTE LTD
(A Private Limited Company Incorporated In The Republic Of Singapore)

Address

28 ANG MO KIO INDUSTRIAL PARK 2, SINGAPORE 569508

State

Country

SG

For corporate applicant

For individual applicant

State of incorporation

State of residency

Country of incorporation

SG

Country of residency

 For others (please specify in the box provided below)
(B) Name**National University of Singapore****Address**

10 Kent Ridge Crescent, Singapore 119260

State

Country

SG



For corporate applicant



For individual applicant

State of incorporation

State of residency

Country of incorporation

SG

Country of residency



For others (please specify in the box provided below)

(C) Name

Address

State

Country



For corporate applicant



For Individual applicant

State of incorporation

State of residency

Country of incorporation

Country of residency



For others (please specify in the box provided below)



Further applicants are to be indicated on continuation sheet 1

4. DECLARATION OF PRIORITY (see note 5)

A. Country/country designated

DD MM YYYY

File number

Filing Date

B. Country/country designated

DD MM YYYY

File number

Filing Date



Further details are to be indicated on continuation sheet 6

5. INVENTOR(S)* (see note 6)

A. The applicant(s) is/are the sole/joint inventor(s)

Yes



No



B. A statement on Patents Form 8 is/will be furnished

Yes

No

6. CLAIMING AN EARLIER FILING DATE UNDER (see note 7)

section 20(3)

section 26(6)

section 47(4)

Patent application number

DD MM YYYY

Filing Date

Please mark with a cross in the relevant checkbox provided below
(Note: Only one checkbox may be crossed.)

Proceedings under rule 27(1)(a)

DD MM YYYY

Date on which the earlier application was amended

Proceedings under rule 27(1)(b)

7. SECTION 14(4)(C) REQUIREMENTS (see note 8)

Invention has been displayed at an international exhibition. Yes

No

8. SECTION 114 REQUIREMENTS (see note 9)

The invention relates to and/or used a micro-organism deposited for the purposes of disclosure in accordance with section 114 with a depository authority under the Budapest Treaty.

Yes

No

9. CHECKLIST*

(A) The application consists of the following number of sheets

i.	Request	<input type="text" value="5"/>	Sheets
ii.	Description	<input type="text" value="16"/>	Sheets
iii.	Claim(s)	<input type="text" value="2"/>	Sheets
iv.	Drawing(s)	<input type="text" value="3"/>	Sheets
v.	Abstract (Note: The figure of the drawing, if any, should accompany the abstract)	<input type="text" value="1"/>	Sheets
Total number of sheets		<input type="text" value="27"/>	Sheets

(B) The application as filed is accompanied by:

Priority document(s)

Translation of priority document(s)

Statement of inventorship
& right to grant

International exhibition certificate

10. DETAILS OF AGENT (see notes 10, 11 and 12)

Name

Firm

 DONALDSON & BURKINSHAW**11. ADDRESS FOR SERVICE IN SINGAPORE* (see note 10)**

Block/Hse No.

Level No.

Unit No./PO Box

 3667

Street Name

Building Name

Postal Code

 905667**12. NAME, SIGNATURE AND DECLARATION (WHERE APPROPRIATE) OF APPLICANT OR AGENT* (see note 12)**
(Note: Please cross the box below where appropriate.)

I, the undersigned, do hereby declare that I have been duly authorised to act as representative, for the purposes of this application, on behalf of the applicant(s) named in paragraph 3 herein.

Donaldson & Burkinshaw
Name and Signature

DD MM YYYY

03-12-2002

NOTES:

1. This form when completed, should be brought or sent to the Registry of Patents together with the rest of the application. Please note that the filing fee should be furnished within the period prescribed.
2. The relevant checkboxes as indicated in bold should be marked with a cross where applicable.
3. Enter the name and address of each applicant in the spaces provided in paragraph 3.
Where the applicant is an individual
 - Names of individuals should be indicated in full and the surname or family name should be underlined.
 - The address of each individual should also be furnished in the space provided.
 - The checkbox for "For individual applicant" should be marked with a cross.
Where the applicant is a body corporate
 - Bodies corporate should be designated by their corporate name and country of incorporation and, where appropriate, the state of incorporation within that country should be entered where provided.
 - The address of the body corporate should also be furnished in the space provided.
 - The checkbox for "For corporate applicant" should be marked with a cross.
Where the applicant is a partnership
 - The details of all partners must be provided. The name of each partner should be indicated in full and the surname or family name should be underlined.
 - The address of each partner should also be furnished in the space provided.
 - The checkbox for "For others" should be marked with a cross and the name and address of the partnership should be indicated in the box provided.
4. In the field for "Country", please refer to the standard list of country codes made available by the Registry of Patents and enter the country code corresponding to the country in question.
5. The declaration of priority in paragraph 4 should state the date of the previous filing, the country in which it was made, and indicate the file number, if available. Where the application relied upon in an International Application or a regional patent application e.g. European patent application, one of the countries designated in that application [being one falling under section 17 of the Patents Act] should be identified and the country should be entered in the space provided.
6. Where the applicant or applicants is/are the sole Inventor or the joint inventors, paragraph 5 should be completed by marking with a cross the 'YES' checkbox in the declaration (A) and the 'NO' checkbox in the alternative statement (B). Where this is not the case, the 'NO' checkbox in declaration (A) should be marked with a cross and a statement will be required to be filed on Patents Form 8.
7. When an application is made by virtue of section 20(3), 26(6) or 47(4), the appropriate section should be identified in paragraph 6 and the number of the earlier application or any patent granted thereon identified. Applicants proceeding under section 26(6) should identify which provision in rule 27 they are proceeding under. If the applicants are proceeding under rule 27(1)(a), they should also indicate the date on which the earlier application was amended.
8. Where the applicant wishes an earlier disclosure of the invention by him at an International Exhibition to be disregarded in accordance with section 14(4)(c), then the 'YES' checkbox at paragraph 7 should be marked with a cross. Otherwise, the 'NO' checkbox should be marked with a cross.
9. Where in disclosing the invention the application refers to one or more micro-organisms deposited with a depository authority under the Budapest Treaty, then the 'YES' checkbox at paragraph 8 should be marked with a cross. Otherwise, the 'NO' checkbox should be marked with a cross. Attention is also drawn to the Fourth Schedule of the Patents Rules.
10. Where an agent is appointed, the fields for "DETAILS OF AGENT" and "ADDRESS FOR SERVICE IN SINGAPORE" should be completed and they should be the same as those found in the corresponding Patents Form 41. In the event where no agent is appointed, the field for "ADDRESS FOR SERVICE IN SINGAPORE" should be completed, leaving the field for "DETAILS OF AGENT" blank.
11. In the event where an individual is appointed as an agent, the sub-field "Name" under "DETAILS OF AGENT" must be completed by entering the full name of the individual. The sub-field "Firm" may be left blank. In the event where a partnership/body corporate is appointed as an agent, the sub-field "Firm" under "DETAILS OF AGENT" must be completed by entering the name of the partnership/body corporate. The sub-field "Name" may be left blank.
12. Attention is drawn to sections 104 and 105 of the Patents Act, rules 90 and 105 of the Patents Rules, and the Patents (Patent Agents) Rules 2001.
13. Applicants resident in Singapore are reminded that if the Registry of Patents considers that an application contains information the publication of which might be prejudicial to the defence of Singapore or the safety of the public, it may prohibit or restrict its publication or communication. Any person resident in Singapore and wishing to apply for patent protection in other countries must first obtain permission from the Singapore Registry of Patents unless they have already applied for a patent for the same invention in Singapore. In the latter case, no application should be made overseas until at least 2 months after the application has been filed in Singapore, and unless no directions had been issued under section 33 by the Registrar or such directions have been revoked. Attention is drawn to sections 33 and 34 of the Patents Act.
14. If the space provided in the patents form is not enough, the additional information should be entered in the relevant continuation sheet. Please note that the continuation sheets need not be filed with the Registry of Patents if they are not used.



A SOFTWARE INSTRUCTIONS UTILISING A HARDWIRED CIRCUIT

AN ERROR CHECKING CIRCUIT

The present invention relates to a circuit arranged to perform a cyclic redundancy check (CRC) on a received data stream. The circuit may additionally be used to preform other forms of coding on selected data.

5

Background and Description of Prior Art

Error coding is often added to data when there is a possibility that the data may be corrupted or otherwise interfered with during transmission. Simple error coding may include simply adding a parity bit which indicates to the receiver that the data received is not identical with the data transmitted. However, such simple schemes do not protect for cases where more than a single bit is at fault. This can pose problems when, in reality, a burst error may corrupt several bits in a message.

15 Cyclic Redundancy Checking (CRC) is one form of error checking employed in a wide variety of data traffic systems. CRC uses a system of polynomial division to code a given string of data.

For example, assume the message to be transmitted is a multi-bit message, $M(D).D^N$. This message is divided, using modulo-2 arithmetic, by a so-called generator 20 polynomial, $G(D)$. This division yields a division polynomial, $Y(D)$, and a remainder polynomial $R(D)$.

$$\frac{M(D).D^N}{G(D)} = Y(D) + R(D) \quad --(1)$$

25 The long division process (normal, or modulo-2 for polynomials) yields $Y(D)$ and $R(D)$ as two separate outputs. In practice, only the remainder, $R(D)$, is of interest, and $Y(D)$ is discarded. The message, $M(D)$ is then normally appended by N zero digits, or simply shifted left N positions, where N is the order of the generator polynomial, $G(D)$. The data that is transmitted is therefore: $M(D).D^N + R(D)$.

30

The data may be transmitted over any one of a number of different interfaces. During the course of the transmission, an error $E(D)$ may occur. The error may affect one or



more bits of the message, which means that the receiver will receive $M(D) \cdot D^N + R(D) + E(D)$.

In order to verify the authenticity of the received data, the receiver divides the received
5 data by the same generator polynomial, $G(D)$.

$$\frac{M(D) \cdot D^N + R(D) + E(D)}{G(D)} = \frac{M(D) \cdot D^N}{G(D)} + \frac{R(D)}{G(D)} + \frac{E(D)}{G(D)} \quad --(2)$$

The first term in the result of equation (2) yields $Y(D)$ and $R(D)$ as before. The term
10 $R(D)/G(D)$ yields just the remainder $R(D)$. The term $E(D)/G(D)$ yields $e(D)$ and $r(D)$
which represent the errors introduced by $E(D)$.

The result of the division by the receiver, may therefore be written as:

15 $(Y(D) + e(D)) + R(D) + R(D) + r(D) \quad --(3)$

$Y(D)$ is not significant, as before, and may simply be discarded. The same is true for
e(D), which is the result of $E(D)$ divided by $G(D)$. In practice, $Y(D)$ and $e(D)$ are
combined and cannot be separated.

20 Accordingly, if no error $E(D)$ has occurred during transmission, then $r(D)$ is zero. If an
error $E(D)$ has occurred, then $r(D)$ will have a non-zero value. In such a case, the
receiver may choose to ignore the received data, flag it as erroneous and/or request a
re-transmission.

25 As an example of this procedure, consider a binary stream of 192 bits: {1011...011}.
Representing this as a polynomial already appended (or shifted) with eights '0's to take
into account the order of the generator, $G(D)$:

30 $1.D^{199} + 0.D^{198} + 1.D^{197} + 1.D^{196} + \dots + 0.D^{10} + 1.D^9 + 1.D^8 +$
 $0.D^7 + 0.D^6 + 0.D^5 + \dots + 0.D^1 + 0.D^0 \quad --(4)$

The generator polynomial, G(D), of order N=8, in this case is:

$$D^8 + D^7 + D^4 + D^3 + D^1 + D^0 \quad \text{--(5)}$$

- 5 In hardware, the modulo-2 division may be implemented as shown in Figure 1. Figure 1 shows a circuit 20, including a string of sequentially connected registers 22. An XOR gate 24 is interposed between adjacent shift registers at the appropriate positions to realise the algorithm of equation (5).
- 10 The data to be encoded is shifted into the coder 20 as shown in Figure 1. After all the data bits have been shifted into the coder, a sequence of zero bits are shifted in. The sequence consists of as many zero bits as there are bits in the coder. In the present case, the sequence of zero bits is 8 bits long.
- 15 After the sequence of zero bits has been loaded into the coder, the coder 20 contains the remainder R(D) of the coding division process.

- 20 The same coder circuit may be used for encoding and decoding. For encoding, the procedure is as described above. For decoding received data, the message data is first shifted into the coder 20, followed by the received remainder, R(D). If the coder 20 stores a zero value after the remainder has been shifted in, this indicates that the message and remainder sequence were received without error. A non-zero result indicates that either the message or remainder contains an error.
- 25 The CRC function can also be implemented in software. The following code demonstrates a prior art realisation.

```

for (i=0; i<data_len; i++)
{
 30    C=M[i];           // Get the next input data bit
    C= C ^ CRC[0];       // XOR data bit with LSB of CRC register
    if(CRC[0]==1)
    {

```

```

for (j=0; j<CRC_len; j++)
{
    CRC[j] = CRC[j] ^ CRC_poly[j];
    //XOR CRC bits with generator polynomial bits
5
}
// Shift CRC register bits right by one position
for (j=0; j<CRC_len - 1; j++)
{
10
    CRC[j] = CRC[j+1];
}
CRC[CRC_len - 1] = C // C becomes the new MSB of CRC register
}

```

15

From the code above, it is evident that using a normal DSP (Digital Signal Processor) or MCU (Microprocessor Unit), a total of 3 – 5 instruction cycles would be required each time the LSB of the CRC register is checked for a '1', performing the XOR and shift operations. The speed of this operation is further reduced when the length of the CRC 20 register is higher than the data width of the processor or DSP accumulators, which are normally 8, 16, 24 or 32 bits. In such cases, two or more sets of XOR and shift are required.

Summary of the Invention

25 According to a first aspect of the present invention, there is provided a method of calculating a Cyclic Redundancy Check (CRC) value for a multi-bit input data word, using a defined generator polynomial, including the steps of:

- serially shifting at least a portion of the input data word into a register;
- XORing the contents of the register with the generator polynomial if the LSB of 30 the register is '1';
- shifting the contents of the register right by one position;
- shifting into the MSB position of the register a new bit of the input data word, having been XORed with the LSB of the register;

- e) repeating step d) for all message data bits;
- f) shifting into the register a number of '0's equal to the length of the generator polynomial; and reading from the register the calculated CRC value.

5 According to a second aspect of the present invention, there is provided apparatus for calculating a Cyclic Redundancy Check (CRC) value for a multi-bit input data word, using a defined generator polynomial, including:

- a register for serially receiving at least a portion of the input data word;
- an XOR gate for XORing the contents of the register with the generator polynomial if 10 the LSB of the register is '1';
- means for shifting the contents of the register right by one position;
- means for repeatedly shifting into the MSB position of the register a new bit of the input data word, having been XORed with LSB of the register, until all bits of the input data word have been shifted into the register; and
- 15 • means for shifting into the register a number of '0's equal to the length of the generator polynomial.

Embodiments of the invention may be used to perform CRC calculations on data quickly and efficiently as they may be implemented in an MCU such that the calculations are 20 completed in a few clock cycles using specialised hardware which may be called by an appropriate instruction in software.

The basic apparatus and circuit may further be used in a variety of different coding schemes including Turbo coding, PN sequence generation and convolutional coding. 25 Such coding schemes benefit from the more speedy execution achieved through use of the custom hardware provided.

Description of the Drawings

For a better understanding of the present invention and to understand how the same 30 may be brought into effect, the invention will now be described by way of example only, with reference to the appended drawings in which:

Figure 1 shows a string of registers for implementing a generator polynomial;

Figure 2 shows an arrangement for calculating a hamming distance;
 Figure 3 shows an arrangement for computing CRC;
 Figure 4 shows a hardwired arrangement for computing CRC;
 Figure 5 shows an arrangement for generating a PN sequence;
 5 Figure 6 shows an arrangement for a Turbo Encoder; and
 Figure 7 shows an arrangement for a convolutional encoder.

Description of the embodiments

Hamming distance is defined as the number of occurrences of bit differences between
 10 two variables. For a modulo-2 case, the hamming distance is defined as the number of
 bit positions in which the corresponding bits of two binary words of the same length are
 different. This can be calculated by XORing the individual bits and counting the number
 of occurrences of differences. As an example, the hamming distance between 1011101
 and 1001001 is two.

15

Figure 2 shows the hardware realisation of a function herein titled WEIGHT(). The
 WEIGHT() function calculates the hamming distance between two variables input to the
 circuit. The circuit includes a first accumulator 58, a second accumulator 60, an XOR
 gate 62 and a cascade of adders 64.

20

The result of the calculation is stored back into the first accumulator 58. Additionally, a
 carry flag 66 is provided. The carry flag stores the parity of the result, and is set to '0' if
 even, or '1' if odd.

25 The circuit of Figure 2 has another use. When one of the accumulators stores a zero
 value, the output written back to the first accumulator is equal to the number of '1's in
 the other accumulator. This function is sometimes referred to as a 'majority vote'.

30 The circuit 100 shown in Figure 3 is used to compute the CRC for a message sequence
 provided as an input. The message sequence 102 is shifted bit-by-bit serially into the
 MSB of the shifter 121 and concatenated with the CRC register 120. The contents of the
 CRC register are shifted right by one position and the CRC register is updated after
 each shift operation. If the LSB of the shifter 121 is a '1', then the output of the shifter

121 is XORed with the Generator Polynomial 124, else no XOR operation is performed. The 2-1 MUX 122 controls whether an XOR operation is performed or not, under the control of the LSB of the shifter 121.

- 5 This process is repeated for all the message data bits, after which a number of '0's equal to the length of the generator polynomial are shifted into the CRC register. After the message sequence and sequence of '0's have been shifted in, the result contained in the CRC register is the remainder of the division.
- 10 The remainder is read from the CRC register in reverse bit order. The generator polynomial is also programmed in reverse bit order, and the MSB of the generator polynomial is not included.

15 Implementing a CRC function in software in the prior art requires several steps to perform the necessary shift, compare and XOR functions. Moreover, the task is repeated as many times as there are incoming data bits, making the process slow for large data words.

20 Embodiments of the present invention provide hardwired instructions which allow software calls to be made to specialised hardware which results in the process being performed significantly more speedily, thus freeing up the processor to perform other tasks. The specialised hardware is provided as part of an MCU or DSP, which is thus able to offer specialised commands for performing CRC calculations. Such commands may be implemented more speedily in such a specialised processor than in a general purpose processor as the specialised hardware can perform the required calculations in fewer instruction cycles.

30 For the CRC function, the hardware is implemented in such a way that cascading may be used to calculate the CRC for data words having a greater width than the accumulator of the MCU. For instance, if the MCU has a 16-bit accumulator, cascading may be used to allow the CRC to be calculated for a data word wider than 16-bits.

The hardware function is implemented as shown in Figure 4. Four inputs are required

for circuit 34. The auxiliary input 150, the generator 156, the CRC register 154 and the carry flag 152. They are shown as feeding into the circuit of Figure 4. The CRC parity check, CRC register and generator are 16 bits wide in this particular embodiment. The carry bit is 1-bit wide.

5

Circuit 50 extracts the LSB of the CRC register by calculating the parity of the auxiliary input. The auxiliary input is a copy of the CRC register that has been processed by software in the MCU by masking the CRC LSB position. The hardware is implemented in this way, rather than simply extracting the LSB from the CRC register, so that a CRC 10 may be calculated that is not aligned to the word length of the CRC register, where the LSB of the CRC register may be in the middle of the word. This implementation also allows hardware to be easily used in other coding applications outlined below.

If the parity output from circuit 50 is determined to be odd, the new value of the CRC 15 register becomes {Carry Flag, CRC register [m:1]}, and this is XORed with Generator [m:0]. If the parity output from circuit 50 is even, then the new value of CRC register is {Carry Flag, CRC register [m:1]}, and no XOR operation occurs.

For either odd or even parity, the new value of Carry Flag is simply CRC register[0].

20

A typical implementation of the circuit shown in Figure 4 uses an m-bit wide dual input multiplexer 54, an m-bit input XOR gate to perform the parity check, and m dual input XOR gates for performing the XOR operation. Circuit 44 shifts the bits of the CRC register 154 by one position and shifts in the carry flag 152 as the MSB of the CRC 25 register. The outputs of Figure 4 are a new carry flag 158 and a new value of the CRC register 160.

The hardwired instruction may be called from software using a suitably defined command, such as `CRC(&A, &Tn, &C, #value)`, where `&A` represents the LSB of the 30 CRC register, `&Tn` represents all bits of the CRC register, `&C` represents the carry flag and `#value` represents the generator polynomial.

If the Generator Polynomial, $G(D)$, is $D^{16} + D^{12} + D^3 + D^1 + D^0$, this is coded into `#value`

as [1101 0000 0000 1000]. It is coded in reverse order from D^0 to D^{15} , the value of D^{16} is assumed by the hardware.

The following code describes how such a command may be used to calculate the CRC for a 16-bit input word, where the accumulator of the MCU is also 16-bit.

Step

```

1   Tn = 0                                //Initialise CRC register
2   C = incoming message bit
10  3   A = Tn & 1                          //Set A = LSB of CRC register by masking
                                         // LSB using AND operator
4   CRC(&A, &Tn, &C, #value)      //Call the hardwired CRC instruction

```

15 Steps 2 to 4 are then repeated for all sixteen message data bits. After these steps, sixteen '0's are shifted into the CRC register, and the value remaining in the CRC register after this operation is the required CRC.

- In the case where the CRC is to be calculated for a word wider than the width of the accumulator, the hardwired CRC instruction is called twice. This scenario is illustrated in the code set out below for a 21-bit data word.

The CRC register is mapped to two registers :

CRC[21:5]	Tn1[15:0]
25 CRC[4:0]	Tn2[15:11], where Tn2[11] is the LSB

An arbitrary generator polynomial, G(D), may be defined as $D^{21} + D^{20} + D^{19} + D^{17} + D^{12}$ + $D^{11} + D^7 + D^6 + D^3 + D^1 + D^0$. This polynomial is coded onto #value1 and #value2 as:

30 value1: [1101 0011 0001 1000]
value2: [0101 1000 0000 0000]

As before, this is coded in reverse order from D⁰ to D²⁰, with D²¹ being assumed by the hardware embodiment.

The code to realise the CRC calculation is:

5

Step

```

1   Tn1 = 0                                //Initialise upper word of CRC register
2   Tn2 = 0                                //Initialise lower word of CRC register
3   C = incoming data bit
10  4   A = Tn2 & 0x0800                  //Set A = LSB of CRC register using AND
                                         //function. Note that LSB is located at bit
                                         //11 of Tn2
5   CRC(&A, &Tn1, &C, #value1)        //Call the hardwired CRC instruction
6   CRC(&A, &Tn2, &C, #value2)        //Call the hardwired CRC instruction

```

15

As previously, the steps 3 to 6 are repeated for all bits of the input data word.

The above technique can be adapted for any length of input word, by mapping the word onto as many 16-bit registers as are required to hold the entire word. Of course, if the accumulator is wider than 16-bits, it will be capable of processing input words of greater width.

It is possible to define two versions of the CRC instruction to deal with different situations where data may need to bit-shifted to the left or the right. This may be useful in calculating CRC according to different standards which require different data structures. The only difference between their implementations is in the configuration of the bit-shifters which either shift to the left or to the right, and swap the MSB with the LSB and vice-versa. The remaining details are identical.

30 Each implementation may be called from software using a unique command, such as CRCR() for the right shifting version, and CRCL() for the left shifting version.

Aside from being used to calculate CRC, the basic circuit according to embodiments of

the invention may be used in other applications including Pseudo Noise (PN) generators, Turbo coding and Convolutional Coding.

The generation of a PN sequence may be achieved by use of the hardwired CRC and WEIGHT instructions previously defined. To generate a PN sequence, the following steps are performed:

- (i) XOR'ing the PN register with an Output Generator Polynomial to produce an output;
- 10 (ii) Calculating a feedback bit by XOR'ing the PN register with a Feedback Generator Polynomial;
- (iii) Shifting the contents of the PN register right by one position; and
- (iv) Shifting the feedback bit into the MSB position of the PN register.

15 Figure 5 shows how step (ii) above is performed. Figure 5 shows a string of sequentially connected register 160. A feedback signal 170 is created by combining selected register outputs to feedback to the MSB register. The output 172 is created by XORing selected register outputs. The register outputs used to create the feedback and output signals are selected on the basis of a defined generator polynomial.

20 The code below demonstrates how the hardwired instructions CRC() and WEIGHT() are used in the production of a PN sequence.

T ₀	Is used for the PN shift register. The MSB of the register is aligned to T ₀ [15] and the LSB is aligned to T ₀ [6].
Y	Temporary PN register used for computing the output and feedback values.
T ₁	Generator polynomial taps for the PN generator output. The MSB of the taps is aligned to T ₁ [15] and the LSB is aligned to T ₁ [6].
30 T ₂	Generator polynomial taps for the feedback. The MSB of the taps is aligned to T ₂ [15] and the LSB is aligned to T ₂ [6].
X _n	Pointer to PN generator output array.
C	Carry or parity bit output of Weight function.

#value Is always set to 0x8000 as only the incoming bit has to be XOR'ed.
 Z Is used as input to CRC() function and is always set to 0.

The following code is written in terms of the variables defined above:

5 Step

```

1      T0 = 0                          //Initialise PN register
2      Z = 0                          //Initialise input for CRC(), always set to zero as
                                no XOR required
3      #value = 0x8000                //Initialise input for CRC()
4      T1 = 0x3100                  //Initialise taps for output as shown in Fig. 5
5      T2 = 0x0240                  //Initialise taps for feedback as shown in Fig. 5
6      Y = T0                        //To calculate the output – STEP #1
7      Y &= 0xFFC0                  //Masking unused bits of register
8      WEIGHT (Y,T1)             //Store parity in Y for PN output
9      *Xn++ = C                  //Output is equal to the Carry or Parity bit of
                                Weight function
10     Y = T0;                     //For shifting new value into T0[15] – STEP #2
11     Y &= 0xFFC0                  //Masking unused bits of register
12     WEIGHT (Y,T2)             //Store parity of feedback bits in C
13     CRCR(Z,T0,C,#value)     //Shift a 1 or 0 into MSB of T0 depending value
                                of C

```

Steps 6 to 13 are repeated for the required PN sequence length.

In examples of the invention where the PN register length (N) is greater than 16, two or
 10 more 16-bit registers are used to represent the PN register and two or more 16-bit
 registers are used represent the generator polynomial, in a similar way as described
 previously for calculating the CRC for a data word of greater width than the
 accumulator. In such a case the WEIGHT() and CRCR() instructions are called more
 than once as required.

15

The WEIGHT() and CRC() commands can be used to implement a Turbo encoder. The hardware implementation of such an encoder is shown in Figure 6 The circuit 180 is

arranged to receive successive input bits 182, and to produce a stream of output bits 184. The input is fed into the first of a string of sequentially connected registers 190, and the output is derived from the last in the same string of registers. Various feedback signals are combined using XOR gates to encode the input data stream.

5

The principle behind Turbo encoding is to receive an input bit 182, calculate a feedback bit 186, shift the contents of the Turbo register and then calculate the output bit 184. This process is repeated as new data input bits are shifted into the circuit.

10 The code below demonstrates how such a function may be realised using the CRC() and WEIGHT() commands described previously:

	T_0	Is used for the Turbo shift register. The MSB of the register is aligned to $T_0[15]$ and the LSB is aligned to $T_0[12]$.
15	Y	Temporary Turbo register used for computing the output and feedback parity values.
	Z	Is used to store the parity of feedback bits.
	T_1	Generator polynomial taps for the feedback. The MSB of the taps is aligned to $T_1[15]$ and the LSB is aligned to $T_1[12]$.
20	T_2	Generator polynomial taps for the Turbo encoder output. The MSB of the taps is aligned to $T_2[15]$ and the LSB is aligned to $T_2[12]$.
	X_n	Pointer to Turbo encoder output array.
	C	Carry or parity bit output of Weight function.
	#value	Is always set to 0x8000 as only the incoming bit has to be XORed.

25

The following steps are executed:

Step

```

1   T0 = 0           //Initialise Turbo register
2   T1 = 0x3000     //Initialise taps for feedback as shown in Fig. 6
3   T2 = 0xD000     //Initialise taps for output as shown in Fig. 6
4   #value = 0x8000   //Initialise #value for CRC() function
5   Y = T0         //To calculate the output – STEP #1

```

```

6      Y &= 0xF000          //Mask the unused bits of the register
7      WEIGHT (Y,T1)       //Store parity of feedback bits in C
8      Z = C                //Z equals to C and becomes input for CRC()
                           function
9      C = Incoming bit     //Get next input bit
10     CRCR(Z,T0,C,#value) //Shift T0 right by one position and shift in new
                           MSB
11     Y = T0              //To calculate the output bit – STEP #2
12     Y &= 0xF000          //Mask the unused bits of the register
13     WEIGHT (Y,T2)       //Store parity in C
14     *Xn++ = C          //C is the output of the Turbo encoder

```

Steps 5 to 14 are repeated for all the data bits to be encoded.

A convolutional encoder can also be implemented using the CRC() and WEIGHT()
5 commands. Figure 7 shows a representation of a convolutional encoder (half-rate,
constraint length nine) 200. It includes a series of sequentially connected registers 210.
The first register in the string, is arranged to receive the input data bits 202. The two
output data streams 204, 206 are created by XORing certain register outputs as defined
by the generator polynomial. New data bits 182 are fed into the series of registers 210
10 such that each new bit forms the MSB of the word defined by the registers.

In the embodiment presented here, the WEIGHT() command is used to calculate the
output bits and the CRC() command is used to shift the register bits right by one
position.

15

T ₀	Is used for the convolutional shift register. The MSB of the register is aligned to T ₀ [15] and the LSB is aligned to T ₀ [8].
A	Is set to zero as the XOR operation is not required because the CRC() instruction is used only for right shift for implementing the convolutional encoder.
#value	Is of no consequence since A is set to zero and no XOR function is to be performed.

20

	Y	Temporary convolutional register used for computing the output values.
	T_1	Generator polynomial taps for the first encoder output. The MSB of the taps is aligned to $T_1[15]$ and T_1 is set to 0x3880.
5	T_2	Generator polynomial taps for the second encoder output. The MSB of the taps is aligned to $T_2[15]$ and T_2 is set to 0x7580.
	C	Carry or parity bit output of Weight function.
	X_n	Pointer to convolutional encoder output array.

10 The following steps are executed:

Step		
1	$T_0 = 0$	//Initialise Convolutional register
2	$C = \text{incoming message bit}$	
3	$A = 0$	//XOR function not required
4	$\text{CRCR}(A, T_0, C, \#value)$	//Shift C into MSB position of T_0 . No XOR to be performed.
5	$Y = T_0$	
6	$Y \&= 0xFF80$	//Constraint length 9, masking not required bits
7	$\text{WEIGHT}(Y, T_1)$	//Store Hamming distance in Y for first output
8	$*X_n++ = C$	//Output is equal to the Carry or Parity bit of $\text{WEIGHT}()$ function
9	$Y = T_0$	
10	$Y \&= 0xFF80$	//Constraint length 9, masking not required bits
11	$\text{WEIGHT}(Y, T_2)$	//Store Hamming distance in Y for second output
12	$*X_n++ = C$	//Output is equal to the Carry or Parity bit of Weight function

Steps 2 to 12 are repeated for all the data bits to be encoded.

Thus, it can be seen that by the provision of specialised hardwired instructions in an MCU, simple software routines may be developed which allow CRC calculations to be

easily and quickly performed.

The basic hardware required to perform CRC calculations, which may be called in software, may further be used as a building block to perform the other forms of complex
5 coding described above. Indeed, other coding schemes not herein described may be produced using the same techniques.

The present invention includes and novel feature or combination of features disclosed herein either explicitly or any generalisation thereof irrespective of whether or not it
10 relates to the claimed invention or mitigates any or all of the problems addressed.

CLAIMS

1. A method of calculating a Cyclic Redundancy Check (CRC) value for a multi-bit input data word, using a defined generator polynomial, including the steps of:
 - 5 a) serially shifting at least a portion of the input data word into a register;
 - b) XORing the contents of the register with the generator polynomial if the LSB of the register is '1';
 - c) shifting the contents of the register right by one position;
 - d) shifting into the MSB position of the register a new bit of the input data word, having been XORed with the LSB of the register;
 - e) repeating step d) for all message data bits;
 - f) shifting into the register a number of '0's equal to the length of the generator polynomial;
 - 10 g) reading from the register the calculated CRC value.
- 15 2. Use of the method of claim 1 in a method for generating a pseudo-random noise (PN) sequence.
- 20 3. Use of the method of claim 1 in a method for Turbo coding input data.
4. Use of the method of claim 1 in a method for convolutionally coding input data.
- 25 5. Apparatus for calculating a Cyclic Redundancy Check (CRC) value for a multi-bit input data word, using a defined generator polynomial, including:
 - a register for serially receiving at least a portion of the input data word;
 - an XOR gate for XORing the contents of the register with the generator polynomial if the LSB of the register is '1';
 - means for shifting the contents of the register right by one position;
 - means for repeatedly shifting into the MSB position of the register a new bit of the input data word, having been XORed with LSB of the register, until all bits of the input data word have been shifted into the register; and
 - means for shifting into the register a number of '0's equal to the length of the generator polynomial.
- 30

6. A micro processor unit (MCU) including the apparatus of claim 5.
7. A micro processor unit (MCU) according to claim 6 wherein the apparatus for calculating a CRC value is arranged to be operated in response to a single instruction.

A SOFTWARE INSTRUCTIONS UTILISING A HARDWIRED CIRCUIT**ABSTRACT**

A method of calculating a Cyclic Redundancy Check (CRC) value for a multi-bit input data word, using a defined generator polynomial is disclosed. The method includes the steps of: serially shifting at least a portion of the input data word into a register; XORing the contents of the register with the generator polynomial if the LSB of the register is '1'; shifting the contents of the register right by one position; shifting into the MSB position of the register a new bit of the input data word, having been XORed with the LSB of the register; repeating the previous step for all message data bits; shifting into the register a number of '0's equal to the length of the generator polynomial; reading from the register the calculated CRC value. Apparatus for performing the method is also disclosed.



162162



G00002



163163



G00002




FIGURE 1




FIGURE 2






FIGURE 3

**FIGURE 4****FIGURE 5**




FIGURE 6




FIGURE 7

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record.**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.